A DVCC-Based Mixed-Mode Biquadratic Circuit

Takao Tsukutani¹ and Noboru Yabuki²

¹. National Institute of Technology, Matsue College, Matsue 690-8518, Japan
². National Institute of Technology, Tsuyama College, Tsuyama 708-8509, Japan

Abstract: This paper introduces a mixed-mode biquadratic circuit employing DVCCs (differential voltage current conveyors) and grounded passive components. The biquadratic circuit can perform mixed-mode operation selecting the input and output terminals. And the circuit enables LP (low-pass), BP (band-pass), HP (high-pass), BS (band-stop) and AP (all-pass) transfer functions by suitably choosing the input terminals. The circuit parameters \(\omega_0\) and Q can be tuned orthogonally through adjusting the passive components. The biquadratic circuit enjoys very low sensitivities with respect to the circuit components. The achievement example is given together with simulation results by PSPICE.

Key words: Analog circuits, mixed-mode operation, biquadratic characteristics, differential voltage current conveyors.

1. Introduction

High performance active circuits have received much attention. The circuit designs employing active devices such as OTAs (operational transconductance amplifiers), CCIIs (second generation current conveyors) and DVCCs, etc., have been reported in literature [1-8].

As a DVCC is a current controlled current source, the DVCC-based circuit is very suitable for high frequency operation. The DVCC is configured by grounding one y-terminal with plus polarity of DDCC (differential difference current conveyor) [5]. The configuration of plus current output DVCC is simpler than minus current output one like as a CCI [4]. These features are very attractive to circuit designers. The several current-mode and voltage-mode circuits using the DVCCs have been discussed previously [5-8].

A biquadratic circuit is a very useful second-order function block for realizing high-order circuit transfer functions. In the biquadratic circuit design, it is desirable that various circuit characteristics are realized without component matching conditions.

Additionally, it is required to set the circuit parameters \(\omega_0\), Q and H orthogonally or independently. In applications to analogue signal processing, it may be desirable to synthesize mixed-mode biquadratic circuits with input current or voltage and output current or voltage. The mixed-mode biquadratic circuits using OTAs and grounded capacitors have already been reported in the past [1-3]. However, DVCC-based mixed-mode biquadratic circuit with the above-mentioned performances has not yet been studied sufficiently.

This paper introduces a mixed-mode biquadratic circuit employing five DVCCs and grounded passive components. The biquadratic circuit can perform the current-mode, voltage-mode, transadmittance-mode and transimpedance-mode operations selecting the input and output terminals. And the circuit enables LP (low-pass), BP (band-pass), HP (high-pass), BS (band-stop) and AP (all-pass) characteristics by suitably choosing the input terminals. The circuit parameters \(\omega_0\) and Q can be tuned orthogonally through adjusting the circuit passive components. It is made clear from sensitivity analysis that the circuit enjoys very low sensitivities to the circuit components.

A biquadratic circuit using DVCCs...
A DVCC-Based Mixed-Mode Biquadratic Circuit

53

(current-controlled DVCCs) is also introduced. The DVCC is a device utilized parasitic resistance at x-terminal of the DVCC. The biquadratic circuit is constructed with the DVCCCs and grounded capacitors only, and the circuit characteristics can be tuned electronically by the bias currents of the DVCCCs.

The achievement example is given together with simulation results by PSPICE. The circuit configuration is very suitable for both bipolar and CMOS implementations.

2. DVCC

Fig. 1 shows the symbol for the DVCC. This shows dual current output DVCC.

The standard DVCC can be characterized by:

\[
V_x = V_{y1} - V_{y2}, \quad I_x = \pm I_x
\]  

(1)

In Eq. (1), the sign “±” shows the polarity of the current output \(I_x\).

Fig. 2 shows the DVCC [5] with MOS transistors. The DVCC is configured by grounding one y-terminal with plus polarity of the DDCC.

3. Circuit Configuration and Analysis

Fig. 3 shows the mixed-mode biquadratic circuit configuration. The circuit is constructed with four single current output DVCCs, one plus and minus current output DVCC and grounded passive components.

Routine analysis yields the voltage output \(V_{\text{out}}(s)\) and current output \(I_{\text{out}}(s)\) given by:

\[
V_{\text{out}}(s) = \frac{N_1(s)}{D(s)} \quad \text{(2)} \quad I_{\text{out}}(s) = \frac{N_2(s)}{D(s)} \quad \text{(3)}
\]

where,

\[
N_1(s) = R_3 \left[ \frac{V_{in}}{R_1} + \frac{V_{in}}{R_4} \right] s^2 + \frac{1}{C_2 R_2} \left[ I_{in2}(s) + V_{\text{out}}(s) \right]
\]

(4)

\[
N_2(s) = \frac{1}{R_3} \left[ N_1(s) \right]
\]

(5)

\[
D(s) = s^2 + \frac{R_3}{C_2 R_4} s + \frac{R_3}{C_2 C_4 R_2 R_4}
\]

(6)

It is found from the equations above that the circuit can perform the mixed-mode operation by selecting the input and output terminals. And various circuit transfer functions can be realized choosing the input terminals suitably.

In current-mode operation, the way to realize the LP, BP, HP, BS and AP transfer functions is as follows:

Current-mode operation \((V_{\text{in1}} = V_{\text{in2}} = V_{\text{in3}} = V_{\text{in4}} = 0)\):

LP: \(I_{\text{in1}} = I_{\text{in2}} = I_{\text{in3}} = 0\)

Fig. 3 Mixed-mode biquadratic circuit.
The circuit parameters $\omega_0$ and $Q$ can be expressed as:

$$\omega_0 = \sqrt{\frac{R_2}{C_1 R_2 R_3}}$$

$$Q = \frac{R_4}{\sqrt{C_1 R_2 R_3}}$$  \hspace{1cm} (12)

The sensitivities with respect to circuit components (resistors and capacitors) are shown in Table 1. We can find from these values that the biquadratic circuit enjoys very low sensitivities to the circuit components. Additionally, it is noted that the sensitivities do not depend on the circuit component values.

In the following, we consider the voltage-mode biquadratic circuit. The circuit transfer functions in the voltage-mode operation are obtained by selecting the input terminals as follows:

Voltage-mode operation ($I_{in1} = I_{in2} = I_{in3} = 0$)

$$T_{in}(s) = \frac{I_{in}(s)}{V_{in}(s)} = \frac{s^2}{D(s)}$$  \hspace{1cm} (11)

The transadmittance-mode and transimpedance-mode operations are performed selecting the input terminal $I_{in}(s)/V_{in}(s)$ and output terminal $V_{out}(s)/I_{out}(s)$, respectively. The circuit transfer functions are also obtained by the above-mentioned ways in these operation modes.

### 4. DVCCC-Based Biquadratic Circuit

In actuality, the parasitic resistance exists at the $x$-terminal as the non-ideality of the DVCC. And the value of the resistance varies by the bias current. The $x$-terminal resistance $R_x$ is given by

$$R_x = K\left(\mu C_{ox} \frac{W}{L} I_b\right)^{\frac{3}{2}}$$  \hspace{1cm} (18)

where $K$, $\mu$, $C_{ox}$, $W/L$ and $I_b$ are the constant parameter, electron mobility, gate oxide capacitance per unit area, transistor aspect ratio and bias current, respectively. It is found from Eq. (18) that the $x$-terminal resistance can be adjusted by the bias current electronically. The DVCC that utilized the $x$-terminal resistance is called DVCCC.

Fig. 4 shows the biquadratic circuit configuration using the DVCCCs. This circuit is constructed with the DVCCCs and grounded capacitors only.

The voltage output $V_{out}(s)$ and current output $I_{out}(s)$ are given replacing the circuit resistance $R_i$ to the $x$-terminal resistance $R_{xi}$ in Eqs. (4)-(17). Additionally,
the circuit parameters $\omega_0$ and $Q$ are induced by the same way. The circuit has electronic tuning capability for circuit characteristics adjusting the bias currents.

5. Design Examples and Simulation Results

As a design example, we consider a realization of the current-mode circuit characteristic with the cut-off frequency $f_0 (= \omega_0/2\pi) = 1$ MHz, quality factor $Q = 1.0$ and gain constant $H = 1.0$. In this simulation, we have used a macro model of the DVCC shown in Fig. 2.

To realize the biquadratic characteristic above, we have determined that the resistors and capacitors would be $R_i (i=1, 2, 3, 4, 5) = 12 \, k\Omega$ and $C_1 = C_2 = 12 \, pF$, respectively. Also, we have set the bias currents, supply voltages and input current at $I_{bi} (i=1, 2, 3, 4, 5) = 10 \, \mu A$, $V_{DD} = -V_{SS} = 0.8 \, V$ and $I_{in} = 10 \, \mu A$.

Fig. 5 shows the circuit responses simulated with PSPICE. Fig. 5a shows the LP, BP, HP and BS responses. The all-pass response is shown in Fig. 5b. The marks show the simulation responses, meanwhile the solid lines are the ideal ones. The simulation responses are favorable enough over a wide frequency range. In the circuit, the power dissipation was 0.471 mW.

In this simulation, the aspect ratios of the MOS transistors are listed in Table 2. And we have used the parameters obtained from MOSIS 0.5 $\mu m$ for other device parameters.

6. Conclusions

A mixed-mode biquadratic circuit employing DVCCs and grounded passive components has been proposed. We have demonstrated that the circuit can perform the mixed-mode operation by selecting the input and output terminals, and that the circuit enables LP, BP, HP, BS and AP transfer functions by suitably choosing the input terminals. Additionally, the circuit parameters $\omega_0$ and $Q$ can be set orthogonally through adjusting the circuit components. It has been made clear that the biquadratic circuit enjoys very low sensitivities with respect to the circuit components.

The biquadratic circuit employing DVCCs has also been presented. It has been shown that the circuit has tuning capability electronically for circuit
characteristics by the bias currents.

The achievement example has been given together with simulation results by PSPICE. The simulation responses have been appropriate enough over a wide frequency range. The circuit configuration is very suitable for implementation on both bipolar and CMOS technologies.

The mixed-mode biquadratic circuit may be constructed with only plus current output DVCCs. The circuit configuration must be discussed in the future.

References


